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Voter Comparator Switch Provides Fail Safe 
Data Communications System: A Concept 
Block Diagram 
A voter comparator switch operates quad re-
dundant computer systems in a fail-operative, fail-opera-
tive, fail safe mode. This new system indicates the 
status of the computers and controls the operational 
modes. It utilizes two matrices: one matrix relates to 
the permissible states of the system, the other matrix 
relates to the requested states of the system.
The illustration indicates the interface of the 
voter comparator switch (VCS) with the input-output 
processors (lOP). 
The permissible states (P) matrix contains the fail-
ure status of each computer in the system. The requested 
states (R) matrix represents the desired mode of opera-
tion. Built-in test equipment performs go/no-go self 
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tests on the P matrix to establish the failure status of a 
computer. Other computers in the system analyze this 
test data using adaptive majority logic to determine 
operational status. The R matrix operates under a major-
ity decision rule. The R matrix ignores the computers 
which the P matrix designates as failed, and directs the 
connections of the selector logic to implement the mode 
of operation. 
Buffer shift registers provide bit synchronous data 
to the selector logic. Routing logic determines the 
destination of all input data received over the input-
output bus and determines which input-output proc-
essors are to receive copies of input data. For example, 
in a three-way voting mode, three input-output process-
ors receive input data. 
The system operates as a four-input voter, a three-
input voter, a one-input comparator, a selector switch, 
or in a combination of modes. It operates on redundant 
data in a majority voting or comparison mode providing 
data redundancy reduction of 4:1, 3:1, or 2:1, or it 
operates on non-redundant data.
This concept may be useful to designers of digital 
data transmission systems and time shared computer 
systems. 
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